I. INTRODUCTION

I
NCREASED operational flexibilities of the voltage source converter-based high-voltage dc (VSC-HVDC) transmission system within ac power systems in the last decade have encouraged its universal acceptance by the power system utilities worldwide [1] - [11] . In addition, its evolution from that build around the two-level and neutral-point clamped converter topologies to that built using true multilevel converters, with low semiconductor losses and improved ac-side waveforms quality, has accelerated its adoption in many of the recent HVDC transmission systems projects [12] - [18] . Replacing of the traditional concept of VSC that uses concentrated reservoir capacitors at the converter dc input by that uses distributed capacitors, such as that in modular multilevel converter (MMC), has improved the resiliency of the VSC-HVDC transmission systems to ac and dc network faults [19] - [26] . For the aforementioned reasons, MMC has become the preferred technology for large-scale HVDC links and dc grids that could ensure safe and reliable operation during ac and dc network disturbances. Full-scale modeling of the VSC-HVDC links that use half-or full-bridge cell modular converters with hundreds of cells per arm is computationally intensive task that requires machines with high computing power and large memory, and takes long time to simulate. The traditional switching models that use power electronic building blocks with full capabilities of mimicking conduction of the physical devices [such as insulated bipolar transistor (IGBT) and its antiparallel] are proven to be inefficient for full-scale modeling of the MMC-based HVDC links as simulation times become prohibitively long. Despite the above shortcomings, this approach remains widely used, where transient response of the MMC-based HVDC links to ac and dc network faults is studied using reduced number of cells. This is because the switching model is extremely useful when comes to capturing of the MMC internal dynamics in great details during ac and dc network faults. In attempt to reduce simulation time, Peralta et al. [27] and Saad et al. [28] presented an averaged model of the MMC-based HVDC link, where the ac component of the MMC upper and lower arms' modulation functions is obtained directly from the inner current controller, and appropriate dc offsets are added. These modulating functions are used as inputs to the two controlled voltage sources that mimicked the voltage developed across MMC upper and lower arms. The main weakness of this approach is that it does not allow natural development of the arm current dc component and circulating current, thus not able to naturally developed dc power as in real-world MMC. For this reason, Peralta et al. [27] and Saad et al. [28] included additional stage that artificially injects dc components into converter arms, estimated based on power balance principle, and also this stage has been used to mimic MMC operation during gate blocking as required during dc network fault. In addition, injection of the dc components into converter arm currents as in [27] and [28] results in instantaneous balance between MMC ac and dc powers, and this deprives the approach presented in [27] and [28] from accurately reproduce the dc power dynamics due to MMC inertia and propagation delays due to arm and dc line inductances (inductances in the dc paths). Although the approach in [27] and [28] provides an efficient way of modeling MMC-based HVDC link for general system-level studies, it cannot reproduce MMC internal dynamics at microscopic levels as required in design stage and for protection purposes during ac and dc network faults.
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use Dommel's Norton and Thevenin equivalent circuits of the MMC cell capacitors, and two-state resistor representation of the switching devices to reduce the entire arm of the MMC to a simple Thevenin equivalent circuit, with two terminals. This approach significantly reduces computation burden that arises from solution of the power circuit, while that due to modulation and capacitor voltage balancing is retained as in detail switching models. Despite above simplification, this approach is able to capture some of the MMC internal dynamics that associated with the cell capacitor voltages and arm currents, and also allows natural development of the dc and circulating current components of the MMC arms; hence, it is able to reproduce the dynamics of the dc power. However, the EMT approach, as discussed in [29] , cannot reproduce dynamic interaction between ac and dc sides during dc network fault. The accelerated model of the MMC presented in [30] is developed in similar theoretical basis as that in [29] , except the authors unknowingly have treated each individual MMC cell as a primitive circuit that shares the same current injection equal to the arm current, and this assumption permits application of the generalized circuit theory in [31] - [33] . In addition, this allows Kron connection matrix to be constructed using relationships between arm current and individual cell currents, and such connection matrix can be used to prove the validity of the approach presented in [30] . The accelerated MMC model in its present form has the same attributes and limitations of that presented in [29] . Nevertheless, they remain the only practical ways to simulate full-scale MMC-based HVDC link, with hundreds of cells per arm.
Adam et al. [34] presented two simplified MMC fundamental average models for slow dynamic studies that deliberately ignore converter switching actions and dynamics of the cell capacitors, while considering that of the ac side to enable the use of large time step and reduce simulation time. Reference [34] has shown that this approach is suitable for transient and small signal stability studies, where manipulation of the converter output active and reactive powers are useful for improving stability of the ac parts of the power systems; but, it is inappropriate for use in any studies that concern with the dc side and fast transient. Furthermore, both MMC models proposed in [34] are unable to naturally developed dc components of the arm currents; thus, unable to produce dc power naturally.
Maguire et al. [35] and Venjakob et al. [36] proposed an interesting approach that uses a factitious network known as surrogate to model full-scale MMC-based HVDC link. This approach replaces the actual MMC cells in each converter arm by their surrogate equivalents that produce the same computational results as the true cells. Surrogate network for each arm of the half-or full-bridge MMC contains three subnetworks that represent converter blocking state, submodules bypass state, and positive and negative submodules insertion states. This approach is appeared to be promising for large-scale modeling of the multiterminal HVDC networks, where MMC internal dynamics are less important. References [35] and [36] have demonstrated the suitability of surrogate network modeling approach of the MMC for real-time simulation and hardware in loop, with much smaller time step than other commercially available real-time digital simulators. However, its ability to accurately simulate dc fault is yet to be observed. This paper improves the MMC modeling approach presented in [30] to be able to simulate the performance of fullscale MMC-based HVDC links during ac and dc network faults, and to capture its internal dynamics to microscopic levels (cell capacitor voltages, arm currents, current stresses in switching devices, and dynamics of ac and dc powers). The ability to simulate dc fault is achieved by setting values of the two-state resistors that represent the MMC switching devices to mimic exactly the physical operation of gate IGBTs and their antiparallel diodes during gate blocking, considering arm currents polarities. The first part of this paper presents an openloop demonstration of the half-and full-bridge MMC, including validation of the presented half-bridge MMC model against its switching counterpart, and scalability of the full-bridge MMC model. The second part of this paper presents a closedloop demonstration that uses a full-scale model of the halfbridge MMC-based HVDC to simulate its performance during normal operation, and ac and dc network faults. The results obtained from both demonstrations have shown that the presented MMC model is able to reproduce the typical behavior of MMC-based HVDC links to microscopic level in all the above studies. This qualifies the presented MMC model to be used for detailed studies of the MMC-based HVDC links at design stage, such as fine tuning of MMC passive parameters, and validation of the control and protection systems. Unlike conventional VSCs, the upper and lower arms of the modular converter conduct simultaneously, and this result in each arm contributes half of the output phase current, and thus half of the ac power per phase converter exchanges with the ac side. The power exchange between each phase and dc side is achieved through dc power, which is related to I d (dc component of the arm current). Flow of the three current components in the semiconductor switches causes modular converter to have higher ON-state loss when compared with traditional VSCs, such as two-level and neutral-point clamped [42] . Since fundamental and dc components of the arm currents are necessary for power exchange between ac and dc sides, the inrush and circulating current component of the arm current must be minimized to reduce MMC ON-state loss, as discussed in [43] - [45] . However, active suppression of the second harmonic in the arm current, which is the dominant component of the circulating current, as suggested in [46] - [51] , is associated with additional switching losses, and also limits the maximum attainable modulation index (hence, results in smaller converter P-Q envelope). Method that uses passive filter to suppress arm current circulating in the modular converter is proposed in [52] . This method avoids the shortcoming of the previous method that actively suppresses arm circulating current, but its downside is that it requires additional passive component, which may slightly increase converter station footprint and losses. For more details on the modulation and cell capacitor voltage balancing adopted in this paper, refer to [40] , [41] , [43] , and [53] - [59] .
III. GENERIC EMT MODELING OF MMC
A. Half-Bridge MMC Model Fig. 2(a) and (b) shows half-bridge cell version of the MMC and its EMT representation based on Dommel trapezoidal method. Switching devices S x i and S a i in Fig. 2 (a) are replaced by switched resistances R x i and R a i in the EMT simulation equivalent circuit in Fig. 2(b) . The cell capacitor in Fig. 2(a) is replaced by its trapezoidal Norton equivalent circuit in Fig. 2 [40] , [41] , [60] . To mimic MMC operation during gate signal blocking as happens during dc short-circuit faults, R x i and R a i are set based on the arm current polarity and peak of line-to-line voltages. Line-to-line voltages at converter terminals are used to mimic diode rectifier operation of the typical MMC when gate signals are inhibited. Arm currents polarities are used to mimic conduction of the antiparallel diodes of the switching devices S x i and S a i . For example, assume that the arm current I m i in Fig. 2 (a) and (b) is positive, when I m i < 0, R a i for all cells in the upper and lower arms that expose maximum line-to-line voltage are set ON, and all remaining switches must set to OFF-state (typical diode rectifier operation). When I m i > 0, and R x i for the entire arm must be ON to mimic the gate blocking condition in typical MMC operation when the conduction path is through antiparallel diodes of S x i and cell capacitors. In this manner, the EMT representation of the MMC cell mimics the exact operation of the physical half-bridge MMC cell operation in all operating modes.
For full MMC representation, this paper adopted per arm representation of the MMC in [30] that considers each arm of MMC comprises of N individual cells driven by one current source its value equal to arm current, and each cell generates voltage v m i between its terminals (x i relative to imaginary ground). The total voltage developed across each converter arm is assumed to be equal to sum of the cell voltages (
where N is the number of cells per arm. Assuming that the imaginary ground of each cell is located at its zero voltage level, the nodal equation that describes dynamics of each cell within each time step t can be expressed as follows:
where V x i and V y i represent the nodal voltages of the node y and x in the i th cell measured relative to virtual ground of the same cell. Observe that V x i and V y i represent the i th cell output and capacitor voltages, respectively. Therefore,
The current of each cell is defined based on Dommel trapezoidal integration method as
Instantaneous currents in the composite switches S x i and S a i (IGBT plus antiparallel diode) are
However, this paper does not formulate nodal equation matrix for the entire arm as in [30] ; instead, it computes the cell output and capacitor voltages for N cells directly from (1) as (6) where and observe that for N cells, (5) and (6) need to be solved N times single time step, without the need for matrix inversion, and voltage developed across converter arm is computed as explained above. In this manner, computation intensity of the model is greatly reduced. Observe that because as the total voltage across cell capacitors is greater than the peak of line voltage, the cell capacitors will oppose the current flow in the arm, and there is no direct path for the current to flow through the switched resistances as in halfbridge cell case. In addition, in case the total voltage across the cell capacitors of the all three phases happens to be smaller than the peak line voltage during the gate blocking, the cell capacitors of the full-bridge MMC will be charged for positive and negative arm currents. The nodal equation that describes the dynamics of Dommel EMT model of the full-bridge MMC in Fig. 2(d) within each time step is ⎡ where each cell output and capacitor voltages are defined as
Currents in the switching devices of each cell can be expressed as explained in the half-bridge MMC case. The voltage develops across each converter arm is expressed as the sum of the individual cell output voltage.
For large number of cell as will be considered later in this paper, matrix inversion must be avoided to reduce computation burden on the processor (intensity) by precalculation of the node voltages as
where
IV. MODEL VALIDATION
This section presents a validation of the generalized EMT model of the MMC discussed in Section III-A against its switching counterpart. In this validation, both models are built in Simulink; use the same circuit parameters shown in Table I , and generalized modulator based on staircase modulation and capacitor voltage balancing; and proportional-integral (PI) controller for suppression of the arm currents second harmonic. For validation only, both models are operated in open load at 0.8 modulation using sinusoidal references. Fig. 4 shows simulation waveforms obtained from both models. Fig. 4(a) -(c) shows prefilter phase and line-to-line voltages at converter terminal, and three-phase load currents that obtained from an MMC EMT model superimposed over that obtained from the MMC switching model, and observe that both models agree to the smallest details as seen from the ac side. Fig. 4(d) and (e) shows upper and lower arms cell capacitor voltages obtained from MMC switching and EMT models, and observe that both results are identical. Fig. 4(f) shows the sample of the upper and lower arm currents obtained from both models are identical as they coincide to microscopic level. Despite the level of agreements shown in Fig. 4(a)-(f) , the sample of the common-mode current of the phase a that obtained as i a 1 + i a 2 from the MMC switching and EMT models shows high level of agreement, with noticeable minor differences between the results of the two models. Based on these results, it can be concluded that the presented EMT model of the MMC is sufficiently accurate since it is able to match its switching counterpart in every details to microscopic level. This validation is carried out when both models are simulated in discrete domain, with 5-μs time step, and cell capacitor voltage measurements for the capacitor voltage balancing are updated on regular space of 500 μs. Further validations of the presented EMT model versus its detailed switching counterpart during ac and dc faults are presented in the Appendix.
In attempt to illustrate the scalability of the full-bridge model presented in this paper while restraining paper length, only sample results obtained from open-loop operation of a single-phase full-bridge MMC with 51 and 301 cells per arm, ±320-kV dc link voltage, 0.8 modulation index, and 300-and 690-mH load are presented. Fig. 5 shows selected waveforms obtained when the number of cells per arm is 51. Fig. 5(a) and (b) shows samples of the phase and line voltage obtained with 51 full-bridge cells per arm, and observes that the converter being studied generates nearly pure sinusoidal output with only 51 cells per arm. This clearly justifies the reduced cell approach adopted in cascaded two-level converter presented in [52] that significantly reduces the complexity of the power circuit and modulation. Fig. 5(c) shows the upper and lower arm currents obtained for phase a, and notice that with the suppression of the second harmonic in the arm currents, the upper and lower arm currents (i a 1 and i a 2 ) tend to be dominated by the fundamental plus dc components, which are responsible from the power transfer between converter ac and dc sides. Fig. 5(d) shows the voltage balance of the cell capacitor when voltages of the upper and lower arms are maintained tightly around V dc /N (640 kV/51 ≈ 12.55 kV). Fig. 5(c)-(h) shows samples of the currents in the switching devices of one full-bridge MMC cell (top cell of the upper arm). Observe that the switching devices of the full-bridge cells MMC operate more frequently compared with that of the half-bridge cells MMC, as will be shown later. This is due to exploitation of the extra redundancies offered by the bipolar capability of the full-bridge cells that have been used to maintain cell capacitor voltage, and reduce the cell capacitance size. In addition, it must be noticed that the switching devices S a 12 and S a 13 are used only to balance the capacitor voltages using redundant switch states that permit insertion of some of the cell capacitors with the opposite polarities when synthesizing intermediate voltage levels between 1/2 and −1/2V dc . This indicates that the usage of switching devices S a 11 and S a 14 is much higher than that of the S a 12 and S a 13 , hence higher rated heat sinks may be required for S a 11 and S a 14 .
The results obtained when the number of cells per arm is increased to 301 per arm are shown in Fig. 6. Fig. 6(a) and (b) shows that the phase voltage obtained with 301 cells per arm is pure sinusoidal, and cell capacitor voltages of the upper and lower arms are maintained tightly around 2.13 kV as anticipated. Fig. 6(c) shows that the upper and lower arm currents are pure sinusoidal plus dc components. The samples of the currents in the switching devices of one full-bridge MMC cell in Fig. 6(d) and (e) show that the switching frequency per device is not significantly reduced despite large increase in the number of cells per arm compared with the case presented in Fig. 5 (e) and (g). Based on the results shown in Figs. 5 and 6, it can be concluded that the presented model in Section III-B is able to reproduce the typical behavior full-bridge MMC in similar way of traditional switching model.
V. CONTROL SYSTEM DESIGN
For the purpose of the control design, consider the simplified representation of the grid connected an MMC in Fig. 7 , where o represents the ground (dc link midpoint of the symmetrical monopolar as normally set by the stray capacitance of the dc line). Considering the upper and lower arms of the generic modular converter in Fig. 7 when the total voltage developed across the upper and lower arms are replaced by their low-frequency components, the following equations are obtained for phase a:
Converter terminal voltage v a o can be expressed in terms of output current i a and grid voltage v g a as
After subtracting (11) from (10) and combine with (12) , the following equation is obtained: With these assumptions, (13) can be reduced to
From (14), differential equations that describe fundamental currents for all three phases in the modular converter can be deduced as
Assuming that the d-axis is aligned with the phase a of the grid voltage, (15) is transformed into d-q synchronous reference frame as For current control design, (16) is rearranged as
With the following change of variables: 
, where k p and k i represent the proportional and integral gains. After manipulations of (17) and (18), and definitions given for u d and u q , where the integral parts of u d and u q are replaced by λ d and λ q , (19) , shown at the bottom of the page, is obtained.
After Laplace manipulation of (19) , the initial gains of the inner current controller can be selected using
, and natural frequency ω n can be selected assuming settling time T s and damping factor ζ from ω n = (4/ζ T s ). However, the final gains must be fined tune to ensure that satisfactory performance is achieved over the entire system operating range, including ac and dc network faults. From definitions of the u d and u q , where u d and u q are the outputs of current controller in the d and q channels, the block diagram for the inner current controller in Fig. 8 is obtained.
For design of the supplementary current controller that is responsible for suppression of the second harmonic component of the common-mode current, add (10) and (11), and the following equation is obtained:
Recall that the common-mode current of the upper and lower arms can be defined as
reduced to
Since flow of the ac components of the i a 1 and i a 2 in the arm reactors and cell capacitors causes capacitor voltages of the upper and lower arms to oscillate (thus, V c ), the common-mode current i com contains dc and ac components. Therefore, (21) is written as in (22) and the latter is broken into (23) and (24) di h dt
Observe that (23) describes dynamics of the arm current dc component I d , which is responsible for power transfer between converter and dc side. Equation (24) describes dynamics of the ac component of the common-mode current i h , which is dominantly second-order harmonic plus other harmonics, depending on the modulation strategy employed, where v h represents the cell capacitor voltage ripple. In attempt to reduce the semiconductor losses due to the second harmonic of the arm current, this paper favors the use of a simple PI controller over the proportional resonance to minimize the second harmonics in the MMC arm currents (or i h ). This requires i h to be passed through a bandpass filter (BPF), tuned at 100 Hz with high-quality factor to extract only the second harmonic component i 2h from i h . Considering the second harmonic only, (24) becomes
The voltage v 2h needed to minimize the second harmonic in the MMC arm current is estimated from PI controller as
After replacing the integral part in (26) by z 2h , and algebraic manipulations of (25) and (26), the following equation is obtained:
After Laplace manipulations of (27) , the following closedloop transfer function for the second harmonic suppression is obtained:
From (28), the PI gains are
, where ζ and ω n are damping factor and controller natural frequency in rad/s. To accommodate BPF dynamics and avoid interference with the main power flow controllers, the gains for the second harmonic suppression controller must be selected to be as slow as possible, and its output is limited to 5% of modulation index. This indicates that inclusion of such supplementary controller reduces converter dc link utilization and P-Q envelope if compared with the approach that uses passive filter for arm current second harmonic suppression, as demonstrated in [52] , [61] , and [62] . Fig. 8 summarizes the overall control system that has been used in the MMC 1 and MMC 2 , which includes all expected HVDC basic controllers and supplementary controller for suppression of the arm currents second harmonic component.
VI. SIMULATION OF FULL-SCALE HVDC LINK
To demonstrate the effectiveness of the EMT modeling approach discussed in Section III when used to simulate full-scale VSC-HVDC links, an example link in Fig. 9 is built in Simulink environment with converter stations MMC 1 and MMC 2 modeled with 201 half-bridge cells per arm, with parameters listed in Table II . MMC 1 is configured to regulate active power exchange between ac systems 1 and 2, and provides voltage support at PCC 1 
A. Normal Operation
This section presents the simulation results obtained when converter station MMC 1 of the full-scale HVDC link in Fig. 9 ramps its output power from 0 to 0.7 pu (315 MW) to export power from ac system 2 to 1. At time t = 0.8 s, MMC 1 reverses the power flow by gradually ramping down its output power from 0.7 to −0.7 pu. Observe that the selected waveforms in Fig. 10 reproduce the typical behavior of the MMC-based HVDC link in great detail than similar works presented in [27] , [29] , and [30] . Fig. 10(a) and (b) shows active and reactive power at ac sides of the MMC 1 and MMC 2 . Fig. 10(c)-(f) shows ac current waveform MMC 1 and MMC 2 inject into PCC 1 and PCC 2 , and their arm currents. Notice that the shape of the arm currents in Fig. 10 (e) and (f) is typical to the SIEMENS HVDC PLUS presented in [63] as the power flow direction changes. Fig. 10(g ) and (h) shows dc link current and converter line-to-line terminal voltage. Fig. 10(h) shows that with such large number of cells, MMC presents pure sinusoidal voltage to the interfacing transformer. Fig. 10(i) and (j) shows the dc link voltage of the MMC 1 and MMC 2 . Fig. 10(k) and (l) shows cell capacitor voltages of both converter stations, and observes that they are balanced and settled around 1.99 kV as expected. Fig. 10(m) shows zoomed-in version of the cell capacitor voltage of the MMC 1 , phase a. Fig. 10(n) and (o) shows sample of the current waveforms in the switching devices of one cell (top cell in the phase a upper arm). The results in Fig. 10 have shown that the presented modeling approach is able to reproduce the FIG. 9 typical behavior of full-scale MMC-based HVDC link in great detail, including access to all internal variables of the modular converters that are of great importance from system design prospective.
B. AC Fault
To examine the suitability of the presented MMC modeling approach for studying ac network faults, the full-scale Simulink model of the HVDC link in Fig. 9 is subjected to a three-phase ac fault at PCC 1 , through 2-fault resistance at time t = 0.4 s and cleared after 200 ms. After ac fault is detected, MMC 1 active output is reduced immediately to zero and restored when the fault is cleared. Fig. 11 shows selected waveforms obtained from the full-scale Simulink model when it is subjected to a three-phase fault at PCC 1 . Fig. 11(a) and (b) shows active and reactive powers MMC 1 and MMC 2 exchange with their point of common couplings PCC 1 and PCC 2 . Observe that although the active power of the MMC 1 is reduced to zero immediately when ac fault is detected, the active power at the ac side of the MMC 2 that regulates dc link voltage takes longer time to fall to zero. This is because the dynamics of the dc power (or dc component of the arm currents) is strongly link to the change in the cell voltages, which take several fundamental cycles to adjust following power order at MMC 1 . The results in Fig. 11(a) and (b) indicates that the MMC-based HVDC link has relative slow dynamic response when compared with conventional VSC-HVDC links that use two-level or neutral-point clamped converters. Fig. 11(c) and (d) shows the voltage magnitude and ac waveforms at PCC 1 , and notice that although the voltage at PCC 1 collapses to less than 30% of the rated voltage, the current contribution of the MMC 1 to the ac fault is limited and less than the prefault currents. The dc link voltages of the MMC 1 and MMC 2 in Fig. 11 (e) and (f) exhibits slight increase during brief period of ac and dc powers mismatch as a result of ac fault and sudden reduction in MMC 1 power order, because of the large energy storage capacity of 1206 cell capacitors per converter. Fig. 11(g ) and (h) shows the cell capacitor voltages of the MMC 1 and MMC 2 experience some disturbances during ac fault, with the cell capacitor voltages of the MMC 1 (near to the fault) experience larger voltage ripples than that of the MMC 2 (remote converter). These results have demonstrated the ability of the presented model to capture the behavior of typical MMC-based HVDC link, including internal converter station dynamics and interactions between ac and dc sides. Therefore, it can be concluded that the presented model is qualified to be used for ac network faults studies, and other detailed systems studies at design stage, including design of the link and converter protection systems. 
C. DC Fault
To assess the suitability of the presented full-scale MMC-based HVDC link for dc faults studies, the Simulink model of HVDC link in Fig. 9 is subjected to a solid pole-to-pole dc short-circuit fault at the middle of the dc line between MMC 1 and MMC 2 at t = 0.4 s, with 200-ms fault duration. When dc fault is detected, converter switches are blocked immediately. In prefault condition, the link exports 315 MW (0.7 pu) from ac system 2 to 1. When dc fault is detected at t = 0.4 s, power command to MMC 1 is reduced immediately to zero and its restoration to prefault value is delayed until t = 1 s to allow all transients associated with the fault and converter deblocking at t = 0.6 s to die out. Fig. 12(a) and (b) shows that the HVDC link being studied is able to recover with increased reactive power consumptions due to current in-feed through antiparallel diodes of MMC 1 and MMC 2 as expected in typical half-bridge MMC-based HVDC link. Current waveforms in Fig. 12(c) and (d) shows large current in-feeds at ac sides of the MMC 1 and MMC 2 during fault period as previously mentioned. Fig. 12 (e) and (f) shows dc at the terminals of the MMC 1 and MMC 2 . Observe that due to the concept of distributed cell capacitors of the MMC, the transient component of the dc fault that associated with discharge of dc line distributed capacitors is much smaller than the steady, which is mainly due to grid contribution through converter antiparallel diodes. Fig. 12(g) shows the collapse of the MMC 1 dc link voltage during pole-to-pole dc fault at the middle of the HVDC link (as a sample). Fig. 12(h ) and (i) shows current waveforms in six arms of the MMC 1 and MMC 2 , and observes that the arm currents of both converters tend to be negative, and this confirms that the in-feed currents from the ac to dc sides during dc fault are flowing through antiparallel diodes as expected in typical MMC link. Fig. 12(j) and (k) shows the current waveforms in the switching devices S a 1 and S x 1 (top cell in the phase a, upper arm of the MMC 1 ), and observes that there is no current in the switching device S x 1 that is in series with the cell capacitor as anticipated in typical MMC link during dc fault when converter switches are blocked. While the current in the main switch S a1 is naturally commutated as in typical diode rectifier, but with large overlap that is caused by present of large inductances in the conduction path (converter transformer leakage inductances plus arm reactors) when converter switching devices are gated OFF. Fig. 12(l) and (m) shows the cell capacitor voltages of the MMC 1 and MMC 2 , and observes that the cell capacitor voltages of the MMC 1 and MMC 2 become flat when they are blocked as no currents are following through the cell capacitors, as shown in Fig. 12(k) . The results presented in Fig. 12 have shown that the full-scale model of the MMC-based HVDC link being simulated using converter model discussed in Sections III-A is able to reproduce the typical behavior of the HVDC links that employ half-bridge MMCs.
VII. CONCLUSION
This paper presented improved EMT models for the half and full MMC that can be used to simulate normal and transient responses of the full-scale HVDC links that employ MMCs, hundreds cells per arm. In addition, it provides comprehensive qualitative and quantities discussions of the half-and fullbridge MMCs that cover device and system aspects, which are of great importance for correct modeling of the MMC-based HVDC links. It has been shown that the presented models can reproduce the typical behavior of the half-and full-bridge MMCs as that normally obtained from the switching model. Scalabilities of both MMC models presented in this paper have demonstrated the suitability of this approach for modeling of full-scale HVDC links and multiterminal dc grids. Unlike the previous works that are platform dependent, this paper has shown that the presented generic MMC model can be implemented in any platform.
APPENDIX
This appendix presents validations of the EMTP model discussed in Section III-A against its switching counterpart during ac and dc faults, considering the test system in Fig. 13 . Fig. 13 shows one terminal of the HVDC link, which is configured to regulate active power and ac voltage at PCC 1 . Both models are simulated with reduced number of cells per arm (21 cells per arm), with the same control systems, as shown in Fig. 8 . Fig. 14 shows selected waveforms obtained when the test system in Fig. 13 is subjected to a temporary three-phase fault at PCC 1 , at t = 0.4 s and cleared after 200 ms. Fig. 14(a) shows that the three-phase currents both MMC models inject into ac grid during steady state and ac fault are closely matched. Fig. 14(b) shows the error between the three-phase currents of the two models shown in Fig. 14(a) , calculated as i abc = i switch abc − i EMTP abc . Observe that the peak percentage errors during steady state and ac fault are 2 A/644 A × 100% = 0.3% and 7 A/551 A × 100% = 1.27% when converter output active power is reduced to zero. Fig. 14(c) and (d) shows sample of the upper and lower arm currents (phase A) obtained from both models and their corresponding error. Observe that the results of the EMTP model agree to that of switch model to the finest details, with some limited errors during fast transient initiated by the ac fault, as shown in Fig. 14(d) . In addition, notice that as the error in Fig. 14(d) fluctuates between positive and negative, which indicates oscillations of the EMTP currents around that of the switching model. Fig. 14(d) shows that the average error between the two models is expected to be sufficiently small. Fig. 14(e) and (f) shows the common-mode current I a1 + I a2 obtained from both models and their corresponding error, and notice that both models agree to great details during steady state and ac fault, with small average error. Fig. 14(g ) and (h) shows sample of the cell capacitor voltages and their zoomed-in version around the fault period. Observe that the EMTP model is able to reproduce similar results as that of the switching model, with sufficiently small error. Based on the results in Fig. 14 , it can be concluded that the presented EMTP model is able to reproduce the output of its switching counterpart, with high level of accuracy. Therefore, it qualifies for any kind of detailed studies of the ac network faults.
To further validate the dc fault performance of the presented EMTP model against its switching equivalent, the test system in Fig. 13 is subjected to temporary solid poleto-pole dc short circuit at the middle of the dc link at t = 0.4, with 200-ms fault duration, and the results obtained are shown in Fig. 15 . During dc fault period, the gating signals to converter switches are blocked, and active power command is reduced immediately to zero. Fig. 15(a) shows the snapshot of the three-phase currents converter injects into PCC 1 , zoomed around the fault period. Observe that both models produce almost identical results, with small relative error of less than 4% (I switch abc − I EMTP abc /I switch arm × 100% = 2600 A − 2700 A/2600 A ≈ −3.85%) during dc fault. Such level of error is conceivable as the switch model uses relative complex model for the switching devices (IGBT and antiparallel diode), while EMTP approach uses only two-state resistance to mimic ON and OFF states of the switching devices. Fig. 15(b) shows the snapshot of the upper and lower arm currents for phase A. Observe that the presented EMTP model is able to reproduce the output of the switching model, with small relative error of less than 4% (I switch arm − I EMTP arm /I switch arm × 100% = 5300 A − 5500 A/5300 A ≈ −3.77% 200 A) during dc fault when converter switches are gated OFF. This confirms the validity of the modifications introduced in the setting of the MMC two-state resistors when gating signals are inhibited, as discussed in Section III-A. Fig. 15(c) shows the zoomed version of the cell capacitors (first three cell capacitor voltages from the upper and lower arms of the phase A). Notice that the cell capacitor voltages obtained from the EMTP model are similar to that of the switching model, with some small error of less than 1% during dc fault period.
Simulation waveforms presented in Figs. 14 and 15 have shown that the presented EMTP model is sufficiently accurate to be used for wide range of the detailed studies of full-scale HVDC links and multiterminal HVDC networks, including ac and dc faults.
